Skip to content

General Information

Job Title
Senior Analog Design Engineer
Job ID
5255
Country
India
City
Hyderabad
Date Posted
03-Sep-2024
Job Category
Engineering
Job Subcategory
Analog Design
Hire Type
Employee
Remote Eligible
No

Descriptions & Requirements

Job Description and Requirements
Job Description & Requirements
 
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
 
Our Solution IP group in Boxborough, Massachusetts is ramping up high-performance computing (HPC) demand, therefore we are looking for an enthusiastic engineer to join our Analog & Mixed-Signal Circuit Design & Methodology team. You will be working with an immensely creative cross functional team of analog and mixed signal circuit designers from a wide variety of backgrounds on design and methodology. This position requires hands on experience and working knowledge of mixed signal circuit design best practices, an understanding of silicon IP release requirements, solid scripting skills to automate flows and the ability to drive and train engineers to become experts with new methodologies.
 
 
 
Job Responsibilities:
  • Review SerDes standards and architecture documents to develop analog sub-block specifications.
  • Identify and refine circuit implementations to achieve optimal power, area and performance targets.
  • Propose design and verification strategies that efficiently use simulator features to ensure highest quality design.
  • Oversee physical layout to minimize the effect of parasitic, device stress, and process variation.
  • Collaborate with digital RTL engineers on the development of calibration, adaptation and control algorithms for analog circuits.
  • Present simulation data for peer and customer review.
  • Mentor and Review the progress of junior engineers.
  • Document design features and test plans.
  • Consult on the electrical characterization of your circuit within the SerDes IP product.
 
 
Required Qualifications:
  • Bachelor with 4 years' experience or MSEE (or PhD) with 2 years' experience in Electrical Engineering, Computer Engineering, or similar technical field
  • In-depth familiarity with transistor level circuit design - sound CMOS design fundamentals.
  • Silicon-proven experience implementing circuits for the TX, RX and Clock paths within a SerDes
  • Detailed design experience with several of the following SerDes sub-circuits: receive equalizers, data samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase interpolator, delay-locked loop, phase-locked loop, bandgap reference, ADC, DAC
  • Experience optimizing FinFET CMOS layout to minimize the effect of parasitic resistance and capacitance, and to reduce the effects of local device mismatch and proximity effects.
  • Awareness of ESD issues (i.e. circuit techniques, layout). and design for reliability (i.e. electro-migration, IR, aging, etc.).
  • Experience with EDA tools for schematic entry, physical layout, and design verification.
  • High proficiency with spice simulators including HSPICE, Finesim and XA
  • Knowledgeable in Verilog-A and/or System-Verilog for analog behavioral modeling and simulation-control/data-capture.
 
 
Plus Qualifications:
  • Ability to provide automation​ for rapid and dynamic design needs is highly sought-after
  • Experience with STA and cell characterization such as Nanotime, Primetime, SiliconSmart
  • Experienced in STAR or similar extractor to debug extraction issues
  • Extensive programming skills in languages such as Python, Perl, TCL and C/C++

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.