Skip to content

General Information

Job Title
Physical Design Methodology Engineer, Staff
Job ID
6604
City
Boxborough
State/Province
Massachusetts
Date Posted
24-Sep-2024
Job Category
Engineering
Job Subcategory
R&D Engineering
Hire Type
Employee
Remote Eligible
Yes
Base Salary Range: $120000 - $180000

Descriptions & Requirements

Job Description and Requirements

R&D Engineer, Staff/Sr Staff

We are looking for a R&D Engineer, Staff/Sr Staff to join the Digital Methodology Core Team (MCT). In this position, you will be expected to lead and oversee the integration, and continuous management of methodologies designed by this Core Team into Silicon IP teams. This is a matrix position where leading with influence and trust is highly prized. You will be a successful candidate in this role if you enjoy a breadth of technical understanding with a willingness to drive results while assessing relative risks on quality. This role will require strong verbal and written communication skills.

You are expected to have demonstrated previous experience balancing technical and leadership roles in at least two aspects of ASIC development covering anything from Front-End Development (RTL and Verification) to Back-End Development (PNR). You are also expected to have strong systems-level thinking to judge workflows and processes and make recommendations for improvement. You are an ideal candidate if you have previous specialization in at least two of the following areas but candidates with experience in multiple areas will be highly preferred:

  • Lint/CDC 
  • ATPG/DFT
  • Static Timing Analysis and timing budgeting
  • Synthesis
  • Place and Route
  • Physical verification

You will be expected to work out of one of our offices in Canada  

Key job responsibilities 

  • Manage and mentor a team of MCT engineers supporting Silicon IP teams by integrating Methodologies into their development infrastructures and showing successful results
  • Synthesize goals and milestones from senior leadership and MCT engineers to create plans and roadmaps using MBOs (Management by Objectives)
  • Provide quarterly assessment of workflows and results, and make recommendations to the MCT team for improvement 
  • Hold regular cross-functional meetings to connect the MCT team with the Silicon IP teams, and maintain judicious notes to track status and report completion rates
  • Assist in logistical and technical tasks as necessary


Qualifications

  • Bachelor's/Master's degree in electrical or computer engineering and computer science 
  • 10+ years of experience running Front-End and Back-End Synthesis in advanced technology nodes, and using state-of-the-art EDA tools such as DC, ICC2, FC (Fusion Compiler)
  • 5+ years of experience writing code in RTL for multi-clock designs, and with a strong understanding of Clock-Domain-Crossing (CDC) principles 
  • 5+ years of experience driving designs through EDA tools such as TetraMax, SpyGlass, VC SpyGlass, Z01X, TCM (Fishtail), PrimePower and VCS
  • Familiarity with Functional Verification, including understanding of Assertions and Coverage
  • Strong experience writing in RTL, TCL, Perl, and/or Python
  • Understanding of Machine Learning Concepts and AI

 

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.